基于TVD的逻辑混淆电路设计及其性能分析
PDF下载 (365)李立威,汪鹏君,张跃军.基于TVD的逻辑混淆电路设计及其性能分析[J].宁波大学学报(理工版),2019,32(3):40-44.DOI:
LI Li-wei,WANG Peng-jun*,ZHANG Yue-jun.Design and performance analysis of logic obfuscation circuit based on TVD[J].Journal of Ningbo University(Natural Science & Engineering Edition),2019,32(3):40-44.DOI:
| Title: | Design and performance analysis of logic obfuscation circuit based on TVD |
| 作者: | 李立威, 汪鹏君, 张跃军 |
| Author(s): | LI Li-wei, WANG Peng-jun*, ZHANG Yue-jun |
| 关键词: | 逻辑混淆 ; 定义的阈值电压; 逆向工程; 差分功耗分析 |
| Keywords: | logic obfuscation; threshold voltage defined; reverse engineering; differential power analysis |
| 分类号: | TN79 |
| 文献标识码: | A |
| 摘要: | 逆向工程和差分功耗分析
(Differential Power Analysis, DPA)
是盗取知识产权
(Intellectual Property, IP)
核信息的重要手段
.
通过对逻辑混淆电路和数据功耗间关系的研究
,
采用三相双轨预充逻辑
(Three-phase Dual-rail Pre-charge Logic, TDPL)
,
利用定义的阈值电压
(Threshold Voltage Defined, TVD)
特性
,
提出一种能防御逆向工程和
DPA
攻击的逻辑混淆电路
方案
.
该方案利用对称的差分下拉网络和灵敏放大器
,
采用相同的电路结构
,
通过阈值电压的配置实现不同的逻辑功能
. Spectre
仿真验证表明
,
基于
TVD
的逻辑混淆电路逻辑功能正确
,
在多种
PVT(Process, Voltage, Temperature)
下获得的归一化能量偏差和归一化标准差最高分别为
0.1072
%
和
0.0453
%
,
与普通静态
CMOS
电路相比
,
能耗独立性能提升
21.79
%
,
能够有效防御逆向工程和
DPA
攻击
.
|
| Abstract: | Reverse engineering and DPA (Differential Power Analysis) are the common techniques for stealing IP (Intellectual Property) information. By investigating the logic obfuscation circuit and the relationship between data and power, a scheme of the logic obfuscation circuit is proposed using TDPL (Three-phase Dual-rail Pre-charge Logic) and TVD (Threshold Voltage Defined) characteristics, which can prevent reverse engineering and DPA attacks. This scheme utilizes a symmetric differential pull-down network and a sense amplifier, the same circuit structure is used to achieve different logic functions through the configuration of threshold voltages. Spectra simulation results show that the logic obfuscation circuit based on TVD is designed with the correct logic function. Under various PVT tests, the normalized energy deviation and standard deviation are lower than 0.1072% and 0.0453%, respectively. Compared with the common static circuits, the proposed design achieves 21.79% higher in power independent performance, which is capable of defending against reverse engineering and DPA |
| 参考文献 /References: | [1].Hector G, Ckristian D, Elkim R. Standard cell camouflage method to counter silicon reverse engineering[C]. IEEE International Conference on Consumer Electronics, 2018: 1-4. [2].Muhammad Y, Ozgur S, Jeyavijayan R. Testing the trustworthiness of IC testing: An oracle-less attack on IC camouflaging[J]. IEEE Transactions on Information Forensics and Security, 2017, 12(11): 2668-2682. [3].Arunkumar V, Vinay C P, Daniel E H, et al. Physical design obfuscation of hardware: A comprehensive investigation of device and logic-level techniques[J]. IEEE Transactions on Information Forensics and Security, 2017, 12(1):64-77. [4].Dofe J, Yu Q Y. Novel dynamic state-deflection method for gate-level design obfuscation[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37(2):273-285. [5].Qu M, Chang Y C. Irradiation side-channel attack on cryptographic chip[C]. International Conference on Integrated Circuits and Microsystems, 2016:41-45. [6].Xie J, Sun W, Gu D, et al. Research on differential power analysis of HMAC-SM3[C]. International Conference on Computer Science and Intelligent Communication, 2015: 103-106. [7].Morrison M A, Ranganathan N, Ligatti J. Design of adiabatic dynamic differential logic for DPA-Resistant secure integrated circuits[J]. IEEE Transactions on Very Large Scale Integration Systems, 2015, 23(8):1381-1389. [8].夏璐. 基于LBDL逻辑的抗DPA攻击安全芯片的设计与实现[D]. 长沙: 国防科学技术大学, 2012. [9].钱浩宇, 汪鹏君, 张跃军, 等. 基于SABL的抗DPA攻击可重构加法器设计[J]. 华东理工大学学报(自然科学版), 2017, 43(1):97-104. [10].Nail E C A, Burak E, Ken M. A secure camouflaged logic family using post-manufacturing programming with a 3.6GHz adder prototype in 65nm CMOS at 1V nominal VDD[C]. IEEE International Solid-State Circuits Conference, 2018:128-130. [11].Abdi O, Jahanian A. A new nano-scale differential logic style for power analysis attack[C]. IEEE Conference on Electrical Engineering, 2015:584-588. [12].Marco B, Luca G, Raimondo L, et al. Delay-based dual-rail precharge logic[J]. IEEE Transactions on Very Large Scale Integration Systems, 2011, 19(7):1147-1153. [13].Bharath L N, Kumar G. A novel countermeasure for power attacks[C]. IEEE Engineering and Systems, 2013: 1-4. |
| 备注/Memo: | 收稿日期: 2018?10?23. 宁波大学学报（理工版）网址: http://journallg.nbu.edu.cn/ 基金项目: 国家自然科学基金（61874078, 61871244）; 浙江省自然科学基金（LY18F040002）; 浙江省公益项目（2016C31078）. 第一作者: 李立威（1994－）, 男, 浙江宁波人, 在读硕士研究生, 主要研究方向: 信息安全 宁波大学学报（理工版）网址：http://journallg.nbu.edu.cn/ |
