基于树形Mux的逻辑电路优化
PDF下载 (334)于宗源,廖春柳,胡 张,王伦耀.基于树形Mux的逻辑电路优化[J].宁波大学学报(理工版),2023,36(5):69-75.DOI:10.20098/j.cnki.1001-5132.2023.0305
YU Zongyuan,LIAO Chunliu,HU Zhang,WANG Lunyao.Mux tree-based logic circuit optimization[J].Journal of Ningbo University(Natural Science & Engineering Edition),2023,36(5):69-75.DOI:10.20098/j.cnki.1001-5132.2023.0305
| Title: | Mux tree-based logic circuit optimization |
| 作者: | 于宗源, 廖春柳, 胡 张, 王伦耀 |
| Author(s): | YU Zongyuan, LIAO Chunliu, HU Zhang, WANG Lunyao |
| 关键词: | Mux树; case语句综合; 逻辑优化 |
| Keywords: | Verilog HDL; Mux tree; case statement synthesis; logic optimization |
| 分类号: | TP391.41 |
| DOI: | 10.20098/j.cnki.1001-5132.2023.0305 |
| 文献标识码: | A |
| 摘要: | 为实现用case语句描述的逻辑电路的面积和延迟优化, 提出了一种基于树形Mux的逻辑电路优化方法. 该方法先将case语句转换为树形Mux, 通过合并case语句实现Mux树中Mux门的个数和层级减少, 并通过化简地址逻辑实现地址再编码电路的精简, 进而实现映射后电路面积与延迟的优化. 提出的算法使用C++语言实现, 电路面积和延迟优化结果由常用学术开源EDA工具abc, 结合国内EDA公司提供的映射库得到. 实验结果表明, 相比于abc工具, 使用该方法得到的面积和延迟优化分别提升了26%和21%. |
| Abstract: | In order to optimize the area and delay of logic circuits described using case statements, an optimization method based on Mux tree is proposed. The method first converts case statements into a Mux tree, followed by reducing the number of Muxes and levels of Mux tree with merging case statements. It also simplifies the address logic to achieve a simpler address encoding circuit, hence optimizing the area and delay of the circuits after being mapped. The proposed algorithm is implemented in C++, and the optimization results are obtained using academic EDA tool named abc with the mapping library provided by domestic EDA companies. The experimental results show that compared with abc tool, the performance of area and delay are improved by 26% and 21%, respectively. |
| 参考文献 /References: | [1] Rai S, Nath P, Rupani A, et al. A survey of FPGA logic cell designs in the light of emerging technologies[J]. IEEE Access, 2021, 9:91564-91574. [2] Singh N K, Sharma P K. 2T 2:1 MUX based 1 bit full adder design[C]//2014 International Conference on Communication and Signal Processing, IEEE, 2014:1491-1493. [3] Murugeswari S, Mohideen S K. Design of area efficient and low power multipliers using multiplexer based full adder[C]//Second International Conference on Current Trends In Engineering and Technology-ICCTET, IEEE, 2014:388-392. [4] Hatti K, Paramasivam C. The MUX-based PUF architecture for hardware security[C]//2021 International Conference on Circuits, Controls and Communications (CCUBE), Bangalore, India, 2021:1-7. [5] 杨海钢, 孙嘉斌, 王慰. FPGA器件设计技术发展综述[J]. 电子与信息学报, 2010, 32(3):714-727. [6] Shen Y, Qian J, Shi K, et al. Two-level MUX design and exploration in FPGA routing architecture[C]//2021 31st International Conference on Field-Programmable Logic and Applications (FPL), IEEE, 2021:234-241. [7] Metzgen P, Nancekievill D. Multiplexer restructuring for FPGA implementation cost reduction[C]//Proceedings of 42nd Design Automation Conference, IEEE, 2005:421-426. [8] Mitra S, Avya L J, McCluskey E J. Efficient multiplexer synthesis techniques[J]. IEEE Design & Test of Computers, 2000, 17(4):90-97. [9] Basiri M M A, Noor M S. High speed multiplexer design using tree based decomposition algorithm[J]. Micro- electronics Journal, 2016, 51:99-111. [10] Kohutka L, Pistek P. Faster synthesis of combinational logic based on multiplexer trees and binary decision diagrams[C]//2014 IEEE 12th International Conference on Emerging eLearning Technologies and Applications (ICETA), Stary Smokovec, Slovakia, 2015:239-244. [11] Yang P H, Chen J M, Lin K S. A high-performance 128-to-1 CMOS multiplexer tree[C]//2012 International Symposium on Intelligent Signal Processing and Communications Systems, Tamsui, Taiwan, China, 2013: 806-809. [12] 中国电子学会电子设计自动化专委会. 集成电路EDA设计精英挑战赛[EB/OL]. [2023-02-11]. https://eda.icisc. cn/file/cacheFile/43ea22a2ef174074ae8dbea183b31763.pdf. [13] Wolf C, Glaser J, Kepler J. Yosys - A free verilog synthesis suite[C]//Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip), 2013:97. [14] Shah D, Hung E, Wolf C, et al. Yosys nextpnr: An open source framework from verilog to bitstream for commercial FPGAs[C]//2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), IEEE, 2019:1-4. [15] Mishchenkoet A. ABC: A system for sequential synthesis and verification. (Release 20200217)[DB/OL]. [2023-01- 08]. https://github.com/berkeley-abc/abc. |
| 备注/Memo: | 收稿日期: 2023－03－03. 宁波大学学报（理工版）网址: http://journallg.nbu.edu.cn/ 基金项目: 国家自然科学基金（61871242）; 浙江省自然科学基金（LY19F040004）. 第一作者: 于宗源（1998－）, 男, 山东淄博人, 在读硕士研究生, 主要研究方向: 逻辑综合与优化. E-mail: 1546313887@qq.com 宁波大学学报（理工版）网址：http://journallg.nbu.edu.cn/*通信作者: 王伦耀（1972－）, 男, 浙江宁波人, 教授, 主要研究方向: 逻辑综合与优化. E-mail: wanglunyao@nbu.edu.cn |
