基于线计算的全加器设计
PDF下载 (293)李 林,张跃军,张会红.基于线计算的全加器设计[J].宁波大学学报(理工版),2022,35(1):40-47.DOI:
LI Lin,ZHANG Yuejun,ZHANG Huihong.Design of full adder based on line crosstalk computing[J].Journal of Ningbo University(Natural Science & Engineering Edition),2022,35(1):40-47.DOI:
| Title: | Design of full adder based on line crosstalk computing |
| 作者: | 李 林, 张跃军, 张会红 |
| Author(s): | LI Lin, ZHANG Yuejun, ZHANG Huihong |
| 关键词: | 线计算; 电容耦合; 门电路; 全加器 |
| Keywords: | line crosstalk computing; capacitive coupling; logic gate; full adder |
| 分类号: | TP331 |
| 文献标识码: | A |
| 摘要: | 随着集成电路特征尺寸的不断缩小, 互连线在芯片内部占的比重越来越大, 但是互连线仅用于数据传输, 芯片计算能力仍然需要依靠晶体管开关实现. 如何在有限的硬件资源内进一步提高芯片的计算能力, 已经成为当前集成电路设计的核心问题. 本文通过研究金属互连线间电容耦合效应, 采用互连线串扰现象完成逻辑运算的思想, 提出一种基于线计算的全加器设计方案. 该方案首先建立线计算模型, 通过调整反相器阈值和不同干扰线与受扰线之间电容耦合强度匹配技术, 采用相同线计算电路结构实现不同功能的逻辑门电路; 然后, 在逻辑门的基础上实现基于线计算的全加器; 最后, 在TSMC 65nm CMOS工艺下仿真验证. 结果表明, 所设计的线计算电路具有正确逻辑功能, 与传统设计方法相比, 线计算逻辑门具有更低开销, 且线计算电路具有抗逆向工程能力. |
| Abstract: | With the on-going reduction of the characteristic size of integrated circuits, the interconnected metal wires take up an increasing proportion in the chip space. However, these wires are only used for data transmission, and the chip’s computing ability still depends on the switch of transistors. How to improve the computing ability of chip with limited hardware resources has become a key issue of IC design. In this paper, by studying the capacitive coupling effect resulting from the metal interconnectors and the advantage of using the line crosstalk phenomenon to complete the logical operation, a design scheme of full adder based on line crosstalk computing is proposed. The scheme first establishes a line crosstalk computing model, and uses the same line crosstalk computing circuit structure to implement different logic gates by adjusting the inverter threshold and the capacitive coupling strength between different interference lines and the victim line. Then, a full adder based on line crosstalk computing is implemented on the basis of logic gates. Finally, the simulation verification under the TSMC 65nm CMOS process shows that the designed line crosstalk computing circuit has the correct logic function. Compared with traditional design methods, the line crosstalk computing logic gates achieve lower overhead, and the line crosstalk computing full adder acquires the ability to resist reverse engineering scheme. |
| 参考文献 /References: | [1] Kim N S, Austin T, Baauw D, et al. Leakage current: Moore’s law meets static power[J]. Computer, 2003, 36(12):68-75. [2] Kim, Y B. Challenges for nanoscale MOSFETs and emerging nanoelectronics[J]. Transactions on Electrical and Electronic Materials, 2010, 11(3):93-105. [3] Ullah M S, Chowdhury M H. Analytical models of high speed RLC interconnect delay for complex and real poles[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25(6):1831-1841. [4] Macha N K, Chitturi V, Vijjapuram R, et al. A new concept for computing using interconnect crosstalks[C]//IEEE International Conference on Rebooting Computing, Washington DC, USA, 2017:1-2. [5] Iqbal M A, Macha N K, Repalle B T, et al. Designing crosstalk circuits at 7 nm[C]//IEEE International Conference on Rebooting Computing, San Mateo, CA, USA, 2019:1-4. [6] Desh R, Macha N K, Hossain S, et al. A novel analog to digital conversion concept with crosstalk computing[C]//IEEE/ACM International Symposium on Nanoscale Architectures, Athens, Greece, 2018:1-3. [7] Iqbal M A, Macha N K, Repalle B T, et al. A logic simplification approach for very large scale crosstalk circuit designs[C]//IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), Qingdao, China, 2019:1-6. [8] Goel S, Kumar A, Bayoumi M A. Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006, 14(12):1309-1321. [9] Bhattacharyya P, Kundu B, Ghosh S, et al. Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23(10):2001-2008. [10] Gang Y, Zhao W S, Klein J O, et al. A high-reliability, low-power magnetic full adder[J]. IEEE Transactions on Magnetics, 2011, 47(11):4611-4616. [11] Amirany A, Rajaei R. Fully nonvolatile and low power full adder based on spin transfer torque magnetic tunnel junction with spin-hall effect assistance[J]. IEEE Transactions on Magnetics, 2018, 54(12):1-7. |
| 备注/Memo: | 收稿日期: 2021－07－29. 宁波大学学报（理工版）网址: http://journallg.nbu.edu.cn/ 基金项目: 国家自然科学基金（61871244, 61874078）; 浙江省省属高校基本科研业务费专项资金（SJLY2020015）; 宁波市公益性计划项目（202002N3134）; 宁波市科技计划项目（202003N4107）; 宁波大学研究生科研创新基金（IF2021158）. 第一作者: 李林（1997－）, 男, 湖南岳阳人, 在读硕士研究生, 主要研究方向: 线计算逻辑电路设计. E-mail: lilin20211@163.com *通信作者: 张跃军（1982－）, 男, 浙江台州人, 副教授, 主要研究方向: 信息安全芯片与低功耗集成电路设计. E-mail: zhangyuejun@nbu.edu.cn 宁波大学学报（理工版）网址：http://journallg.nbu.edu.cn/ |
