基于FeFET的完全非易失全加器设计
PDF下载 (277)王凯玥,查晓婧,王伦耀,夏银水*.基于FeFET的完全非易失全加器设计[J].宁波大学学报(理工版),2025,38(2):71-77.DOI:10.20098/j.cnki.1001-5132.2024.0909
WANG Kaiyue,ZHA Xiaojing,WANG Lunyao,XIA Yinshui.Fully non-volatile full adder design based on FeFETs[J].Journal of Ningbo University(Natural Science & Engineering Edition),2025,38(2):71-77.DOI:10.20098/j.cnki.1001-5132.2024.0909
| Title: | Fully non-volatile full adder design based on FeFETs |
| 作者: | 王凯玥, 查晓婧, 王伦耀, 夏银水* |
| Author(s): | WANG Kaiyue, ZHA Xiaojing, WANG Lunyao, XIA Yinshui |
| 关键词: | 铁电场效应晶体管; 存内逻辑; 非易失性; 全加器 |
| Keywords: | ferroelectric field effect transistor; logic in memory; nonvolatile; full adder |
| 分类号: | TN431.2 |
| DOI: | 10.20098/j.cnki.1001-5132.2024.0909 |
| 文献标识码: | A |
| 摘要: | 铁电场效应晶体管(Ferroelectric Field-Effect Transistor, FeFET)的滞回特性使其既可充当开关又可充当非易失性存储元件, 常被应用于存内逻辑电路设计. 然而现有基于FeFET的存内逻辑电路设计存在计算时需要访问部分操作数, 输出需要额外的锁存器存储的问题. 为此, 利用FeFET构建了具有存储所有输入与输出, 计算时无需访问操作数的完全非易失全加器, 所设计的全加器还可以提供双轨输出信号. 使用FeFET模型验证了设计功能的正确性, 且与其他非易失性器件设计的全加器相比, 该设计使用的器件少、延时短. |
| Abstract: | The hysteresis characteristics of Ferroelectric Field-Effect Transistor (FeFET) enable it to function both as switch and non-volatile memory element, making it suitable for memory logic circuit designs. However, existing FeFET-based memory logic circuits still face the challenges such as the need to access certain operands during computation and the requirement for additional latches to store output values. In this paper, a fully non-volatile full adder is designed using FeFET, which can store all input and output values and perform computations without the need to access operands. The proposed full adder also provides dual-track output signals. The functionality of the design is validated using an FeFET model, demonstrating that it needs fewer devices and exhibits lower latency than otherwise designed with other non-volatile devices. |
| 参考文献 /References: | [1] MANIPATRUNI S, NIKONOV D E, YOUNG I A. Beyond CMOS computing with spin and polarization[J]. Nature Physics, 2018, 14:338-343. [2] IELMINI D, WONG H P. In-memory computing with resistive switching devices[J]. Nature Electronics, 2018, 1:333-343. [3] HOROWITZ M. 1.1 Computing’s energy problem (and what we can do about it)[C]//2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). San Francisco, USA, 2014:10-14. [4] KAUSHIK N, BODAPATI S. IMPLY-based high-speed conditional carry and carry select adders for in-memory computing[J]. IEEE Transactions on Nanotechnology, 2023, 22:280-290. [5] JIN X, CHEN W C, LI X M, et al. High-reliability, reconfigurable, and fully non-volatile full-adder based on SOT-MTJ for image processing applications[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70(2):781-785. [6] YIN X Z, AZIZ A, NAHAS J, et al. Exploiting ferroelectric FETs for low-power non-volatile logic-in- memory circuits[C]//Proceedings of the 35th International Conference on Computer-Aided Design. Austin, USA, 2016:1-8. [7] DÜNKEL S, TRENTZSCH M, RICHTER R, et al. A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond[C]//2017 IEEE International Electron Devices Meeting (IEDM). San Francisco, USA, 2017:485-488. [8] CHATTERJEE K, KIM S, KARBASIAN G, et al. Self-aligned, gate last, FDSOI, ferroelectric gate memory device with 5.5-nm Hf0.8Zr0.2O2, high endurance and breakdown recovery[J]. IEEE Electron Device Letters, 2017, 38(10):1379-1382. [9] SLESAZECK S, SCHROEDER U, MIKOLAJICK T. Embedding hafnium oxide based FeFETs in the memory landscape[C]//2018 International Conference on IC Design & Technology (ICICDT). Otranto, Italy, 2018: 121-124. [10] TRENTZSCH M, FLACHOWSKY S, RICHTER R, et al. A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs[C]//2016 IEEE International Electron Devices Meeting (IEDM). San Francisco, USA, 2016:294-297. [11] MAYERGOYZ I D, FRIEDMAN G. Generalized Preisach model of hysteresis[J]. IEEE Transactions on Magnetics, 1988, 24(1):212-217. [12] HARIYAMA M, KAMEYAMA M. A multi-context FPGA using a floating-gate-MOS functional pass-gate and its CAD environment[C]//2006 IEEE Asia Pacific Conference on Circuits and Systems. Singapore, 2006: 1803-1806. [13] 李嘉宁, 姚鹏, 揭路, 等. 存算一体技术研究现状[J]. 电子学报, 2024, 52(4):1103-1117. [14] YIN X Z, CHEN X M, NIEMIER M, et al. Ferroelectric FETs-based nonvolatile logic-in-memory circuits[J]. IEEE Transactions on Very Large Scale Integration Systems, 2019, 27(1):159-172. [15] BREYER E T, MULAOSMANOVIC H, TROMMER J, et al. Compact FeFET circuit building blocks for fast and efficient nonvolatile logic-in-memory[J]. IEEE Journal of the Electron Devices Society, 2020, 8:748-756. [16] WAHAB M A, SHIN S, ALAM M A. 3D modeling of spatio-temporal heat-transport in III-V gate-all-around transistors allows accurate estimation and optimization of nanowire temperature[J]. IEEE Transactions on Electron Devices, 2015, 62(11):3595-3604. [17] TRINH H P, ZHAO W S, KLEIN J O, et al. Magnetic adder based on racetrack memory[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2013, 60(6): 1469-1477. [18] CAI H, WANG Y, DE BARROS NAVINER L A, et al. Robust ultra-low power non-volatile logic-in-memory circuits in FD-SOI technology[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017, 64(4):847- 857. |
| 备注/Memo: | 收稿日期: 2024−09−14. 宁波大学学报（理工版）网址: http://journallg. nbu. edu. cn/ 基金项目: 国家自然科学基金（62304115, U23A20351）; 浙江省自然科学基金创新群体项目（LDT23F04021F04）. 第一作者: 王凯玥, 硕士研究生, 主要研究方向: 存算一体电路设计. E-mail: 2211100025@nbu.edu.cn *通信作者: 夏银水, 教授, 主要研究方向: 低功耗集成电路设计及电子设计自动化. E-mail: xiayinshui@nbu.edu.cn 宁波大学学报（理工版）网址：http://journallg.nbu.edu.cn/ |
