分段式高性能近似加法器设计
PDF下载 (461)李凯磊,杨文强,王伦耀.分段式高性能近似加法器设计[J].宁波大学学报(理工版),2022,35(6):9-14.DOI:
LI Kailei,YANG Wenqiang,WANG Lunyao.Design of segmenting high performance approximate adder[J].Journal of Ningbo University(Natural Science & Engineering Edition),2022,35(6):9-14.DOI:
| Title: | Design of segmenting high performance approximate adder |
| 作者: | 李凯磊, 杨文强, 王伦耀 |
| Author(s): | LI Kailei, YANG Wenqiang, WANG Lunyao |
| 关键词: | 近似加法器; 行波加法器; 近似计算; 低功耗 |
| Keywords: | approximate adder; ripple carry adder; approximate calculation; low power |
| 分类号: | TP331 |
| 文献标识码: | A |
| 摘要: | 利用近似加法器输出误差与输出位权重有关的特点, 提出了一种分段式近似加法器结构. 该近似加法器由三部分组成, 权重高部分由精确加法器构成, 权重低部分的输出被置为全1, 而中间部分由二输入OR门代替全加器. 提出的近似加法器与精确行波进位加法器相比, 在面积、功耗、功耗延迟积和面积延迟积分别改善了约43%、57%、85%和81%, 与已有的近似加法器相比, 总体性能也有明显提升. |
| Abstract: | Taking advantage of the feature that the error distance of an approximate adder is closely related to the weight of the corresponding bit with error output, a segmented approximate adder structure is proposed in this paper. The approximate adder includes three parts the part with the highest weight being composed of an accurate adder, the part with the lowest weight having each output set to 1, and the middle part consisting of two-input OR gates instead of the full adders. Compared with the ripple carry adder, the proposed approximate adder attains significant improvements in area, power consumption, power delay product, and area delay product by about 43%, 57%, 85%, and 81% respectively. Compared to the existing approximate adders, the overall performance is also improved significantly. |
| 参考文献 /References: | [1] Wang Y, Dong J, Liu Y X, et al. RMLIM: A runtime machine learning based identification model for approximate computing on data flow graphs[J]. IEEE Transactions on Sustainable Computing, 2022, 7(1): 201-210. [2] Balasubramanian P, Dang C, Maskell D L. Approximate quasi-delay-insensitive asynchronous adders: Design and analysis[C]//2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS). Boston, MA, USA. IEEE, 2017:1196-1199. [3] Kim Y. An accuracy enhanced error tolerant adder with carry prediction for approximate computing[J]. IEEE Transactions on Smart Processing & Computing, 2019, 8(4):324-330. [4] Mahdiani H R, Ahmadi A, Fakhraie S M, et al. Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications[J]. IEEE Transactions on Circuits and Systems Part I: Regular Papers, 2010, 57(4):850-862. [5] Zhu N, Goh W L, Zhang W, et al. Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010, 18(8):1225-1229. [6] Kahng A B, Kang S. Accuracy-configurable adder for approximate arithmetic designs[C]//DAC ’12: Proceedings of 49th Annual Design Automation Conference, 2012: 820-825. [7] Ning Z, Goh W L, Yeo K S. An enhanced low-power high-speed adder for error-tolerant application[C]// Proceedings of the 12th International Symposium on Integrated Circuits. Singapore. IEEE, 2009:69-72. [8] Du K, Varman P, Mohanram K. High performance reliable variable latency carry select addition[C]//2012 Design, Automation & Test in Europe Conference & Exhibition (DATE). Dresden, Germany. IEEE, 2012: 1257-1262. [9] Shafique M, Ahmad W, Hafiz R, et al. A low latency generic accuracy configurable adder[C]//DAC ’15: Proceedings of the 52nd Annual Design Automation Conference. 2015:1-6. [10] Jiang H L, Liu C,Liu L B, et al. A review, classification, and comparative evaluation of approximate arithmetic circuits[J]. ACM Journal on Emerging Technologies in Computing Systems, 2017, 13(4):1-34. [11] Seo H, Yang Y S, Kim Y. An energy-efficient imprecise adder with a lower-part constant approximation[C]//2020 International SoC Design Conference (ISOCC). Yeosu, South Korea. IEEE, 2020:143-144. |
| 备注/Memo: | 收稿日期:2022-01-06.宁波大学学报（理工版）网址:http://journallg.nbu.edu.cn/ 基金项目:国家自然科学基金（61871242）;浙江省自然科学基金（LY19F040004）. 第一作者:李凯磊（1997－）,男,浙江余姚人,在读硕士研究生,主要研究方向:逻辑综合与优化.E-mail:1324992817@qq.com *通信作者:王伦耀（1972－）,男,浙江宁波人,教授,主要研究方向:逻辑综合与优化.E-mail:wanglunyao@nbu.edu.cn 宁波大学学报（理工版）网址：http://journallg.nbu.edu.cn/ |
