一种功控状态保持低功耗C单元设计
PDF下载 (405)董恒锋,雷师节,邬杨波 *.一种功控状态保持低功耗C单元设计[J].宁波大学学报(理工版),2016,29(2):23-28.DOI:
DONG Heng-feng,LEI Shi-jie,WU Yang-bo *.Design: State Retention C-element Using Power Gating Technique[J].Journal of Ningbo University(Natural Science & Engineering Edition),2016,29(2):23-28.DOI:
| Title: | Design: State Retention C-element Using Power Gating Technique |
| 作者: | 董恒锋, 雷师节, 邬杨波 * |
| Author(s): | DONG Heng-feng, LEI Shi-jie, WU Yang-bo * |
| 关键词: | 异步电路; 功控技术; 低功耗; C单元; 状态保持 |
| Keywords: | asynchronous circuit; power gating technique; low-power; C-element; state retention |
| 分类号: | TN402 |
| 文献标识码: | A |
| 摘要: | 提出了一种新的具有状态保持功能的功控低功耗C单元, 该C单元采用高阈值NMOS管作为功控开关, 以减小C单元休眠期间的漏功耗, 并利用交叉耦合的高阈值反相器构成数据保持单元, 保持电路休眠状态时的数据. 版图后仿真结果表明: 该C单元具有正确的逻辑功能, 与传统弱反馈C单元相比, 其漏功耗下降86.6%, 动态功耗下降7.6%, 可在基于功控技术的低功耗异步电路设计中应用. |
| Abstract: | In CMOS VLSI deign, the power density increases rapidly as the techniques get more complex. To tackle this problem, the low power design has become a critical issue concerned. Asynchronous design where the global clock is replaced by a local communication protocol has the potential power-saving advantages. One of the primitives cells used in asynchronous control circuits is the C-element. In this paper, a new low-power C-Element is proposed with state retention aimed at using the low power asynchronous micropipeline. A high-Vth NMOS transistor is utilized to reduce the leaked power consumption in the sleep mode. The state of the C-Element preserves in the high-Vth cross-coupled inverters during the power-down period. The post-layout simulation results show that the proposed low-power C-Element possesses the correct logic function, and it achieves a reduction of 86.6% on leaked power consumption and 7.6% on the dynamic power consumption compared with the conventional weak feedback C-Element. It may reach the conclusion that the proposed power gating approach is more suitable for low power asynchronous circuits design. |
| 参考文献 /References: | [1] CHANDRAKASAN A P, SHENG S, BRODERSEN R W. Low-power CMOS digital design[J]. IEICE Transactions on Electronics, 1992, 75(4):371-382. [2] BARROSO L A, H?LZLE U. The case for energy- proportional computing[J]. IEEE Computer, 2007, 40(12) 33-37. [3] ROY K, MUKHOPADHYAY S, MAHMOODI-MEIMAND H. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits[J]. Proceedings of the IEEE, 2003, 91(2):305-327. [4] FURBER S B, DAY P. Four-phase micropipeline latch control circuits[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1996, 4(2):247-253. [5] SPARSO J. Principles of asynchronous circuit design-A systems perspective[M]. London: Kluwer Academic Publishers, 2006:1-152. [6] SUTHERLAND I E. Micropipelines[J]. Communications of the ACM, 1989, 32(6):720-738. [7] WINSTEAD C, ELHAMOUI M. Reducing clock jitter by using muller-celements[J]. Electronics Letters, 2009, 45(3):150-151. [8] TREVISAN M M, GEHM M F, VILAR C N L. Beware the dynamic C-element[J]. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 2014, 22(7): 1644-1647. [9] KIM K K, KIM Y B, CHOI M, et al. Leakage minimization technique for nanoscale CMOS VLSI[J]. IEEE Design & Test of Computers, 2007(4):322-330. [10] MUTOH S, DOUSEKI T, MATSUYA Y, et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS[J]. IEEE Journal of Solid- State Circuits, 1995, 30(8):847-854. [11] JIAO H, KURSUN V. Low-leakage and compact registers with easy-sleep mode[J]. Journal of Low Power Electronics, 2010, 6(2):263-279. [12] GOWAN M K, BIRO L L, JACKSON D B. Power considerations in the design of the alpha 21264 microprocessor[C]//1998 Proceedings Design Automation Conference, San Francisco: IEEE, 1998:726-731. [13] DEVARAPALLI S V, ZARKESH-HA P, SUDDARTH S C. SEU-hardened dual data rate flip-flop using C- elements[C]//2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT). Kyoto: IEEE, 2010:167-171. [14] SCHWARTZ I, TEMAN A, DOBKIN R, et al. Near- threshold 40nm Supply Feedback C-element [C]//2011 3rd Asia Symposium on Quality Electronic Design (ASQED). Kuala Lumpur Malaysia: IEEE, 2011:74-78. [15] MOREIRA M, OLIVEIRA B, MORAES F, et al. Impact of C-elements in asynchronous circuits[C]//2012 13th International Symposium on Quality Electronic Design (ISQED). Santa Clara: IEEE, 2012:437-343. [16] MOREIRA M T, LAERT V C N. Voltage scaling on C-elements: A speed, power and energy efficiency analysis[C]//2013 IEEE 31st International Conference on Computer Design (ICCD). Asheville, NC: IEEE, 2013: 329-334. [17] DEEPAKSUBRAMANYAN B S, NUNEZ A. Analysis of subthreshold leakage reduction in CMOS digital circuits [C]//50th Midwest Symposium on Circuits and Systems 2007 (MWSCAS 2007). Montreal Q C: IEEE, 2007: 1400-1404. |
| 备注/Memo: | 收稿日期: 2015－05－27. 宁波大学学报（理工版）网址: http://journallg.nbu.edu.cn/基金项目: 国家自然科学基金（61271137）; 浙江省教育厅科研项目（Y201329962）.第一作者: 董恒锋（1989－）, 男, 江苏徐州人, 在读硕士研究生, 主要研究方向: 低功耗集成电路设计. E-mail: dong89934761@126.com.*通信作者: 邬杨波（1972－）, 男, 浙江奉化人, 副教授, 主要研究方向: 低功耗集成电路设计. E-mail: wuyangbo@nbu.edu.cn 宁波大学学报（理工版）网址：http://journallg.nbu.edu.cn/ |
