基于CNFET的三值脉冲型移位寄存器设计
PDF下载 (604)康耀鹏,汪鹏君 *,张跃军,李 刚.基于CNFET的三值脉冲型移位寄存器设计[J].宁波大学学报(理工版),2018,31(1):36-40.DOI:
KANG Yao-peng,WANG Peng-jun *,ZHANG Yue-jun,LI Gang.A design of ternary CNFET pulsed shift register[J].Journal of Ningbo University(Natural Science & Engineering Edition),2018,31(1):36-40.DOI:
| Title: | A design of ternary CNFET pulsed shift register |
| 作者: | 康耀鹏, 汪鹏君 *, 张跃军, 李 刚 |
| Author(s): | KANG Yao-peng, WANG Peng-jun *, ZHANG Yue-jun, LI Gang |
| 关键词: | 三值逻辑; 脉冲型; 移位寄存器; 低功耗 |
| Keywords: | CNFET; three-valued logic; pulse; shift register; low power |
| 分类号: | TP783 |
| 文献标识码: | A |
| 摘要: | 通过对碳纳米场效应晶体管(Carbon Nanotube Field Effect Transistor, CNFET)多阈值特性和多值逻辑原理的研究, 结合移位寄存器设计方法, 提出基于CNFET的具有左移右移并入并出功能的三值脉冲型移位寄存器设计方案. 该方案首先利用开关信号理论和CNFET特性设计三值D触发器; 然后设计三值T运算电路, 并实现数据选择器逻辑功能; 最后, 在此基础上设计基于CNFET的三值脉冲型移位寄存器. 经实验验证, 所设计的电路输出稳定, 具有正确的逻辑功能, 且与CMOS低功耗移位寄存器相比, 功耗延时积(Power-Delay Product)降低76.7%. |
| Abstract: | Based on the investigation of multi-threshold properties of CNFET and multiple valued logic circuits, and by applying the design method of shift register, a design of CNFET-based ternary pulse shift register is proposed, which is capable of both left shift and right shift, as well as input and output in parallel. Firstly, by using the switch-signal theory and the properties of CNFET, the three-valued D flip-flop is designed. Then, the T operational circuit is designed to achieve the function of multiplexer. Lastly, the 4-bit ternary shift register is formulated. Computer simulations using HSPICE verify that the designed circuit operates with correct logic and stable output. Moreover, compared with the CMOS low power shift register, PDP of the designed circuit decreases by about 76.7%. |
| 参考文献 /References: | [1] Schwartz D E, Ng T N. Comparison of static and dynamic printed organic shift registers[J]. IEEE Electron Device Letters, 2013, 34(2):271-273. [2] 王丽英. 英特尔要做芯片混搭高手, 借助EMIB, 让22 nm, 14 nm, 10 nm融为一体[J]. 今日电子, 2017(5):19. [3] 唐伟童, 汪鹏君, 郑雪松. 基于CNFET的低功耗三值门电路设计[J]. 宁波大学学报(理工版), 2014, 27(3):43-49. [4] Qiu C, Zhang Z, Xiao M, et al. Scaling carbon nanotube complementary transistors to 5-nm gate lengths[J]. Science, 2017, 355(6322):271. [5] 戴燕云. 基于脉冲技术低功耗高性能触发器设计[D]. 杭州: 浙江大学, 2009. [6] 朱玉振. 碳纳米管场效应晶体管的制备与性能测量[D]. 北京: 北京大学, 2008. [7] Kim K K, Nan H, Choi K. Hybrid MOSFET/CNFET based power gating structure[C]. IEEE SOC Conference, 2010:334-338. [8] 王谦, 汪鹏君, 龚道辉. 基于CNFET的三值脉冲式D触发器设计[J]. 宁波大学学报(理工版), 2016, 29(1):37-41. [9] 吴训威. 多值逻辑电路设计原理[M]. 杭州: 杭州大学出版社, 1994:1-383. [10] Lin S, Kim Y B, Lombardi F. CNTFET-Based design of ternary logic gates and arithmetic circuits[J]. IEEE Transactions on Nanotechnology, 2011, 10(2):217-225. [11] Stanford Nanoelectronics Lab. Stanford CNFET model and Schottky barrier CNFET model[EB/OL]. [2015-12-18]. http://nano.stanford.edu/model. php?id=23. [12] Rabaey J M, Chandrakasan A, Nikolie B. 数字集成电路—–电路、系统与设计[M]. 2版. 周润德, 译. 北京: 电子工业出版社, 2004:1-553. |
| 备注/Memo: | 收稿日期: 2017－07－18. 宁波大学学报（理工版）网址: http://journallg.nbu.edu.cn/基金项目: 国家自然科学基金（61474068, 61234002）; 浙江省公益性技术应用研究计划项目（2016C31078）.第一作者: 康耀鹏（1992－）, 男, 浙江台州人, 在读硕士研究生, 主要研究方向: 逻辑电路和低功耗集成电路. E-mail: 1511082571@nbu.edu.cn*通信作者: 汪鹏君（1966－）, 男, 浙江奉化人, 教授, 主要研究方向: 逻辑电路和低功耗集成电路. E-mail: wangpengjun@nbu.edu.cn 宁波大学学报（理工版）网址：http://journallg.nbu.edu.cn/ |
