基于CNFET的三值脉冲式D触发器设计
PDF下载 (301)王 谦,汪鹏君*,龚道辉.基于CNFET的三值脉冲式D触发器设计[J].宁波大学学报(理工版),2016,29(1):37-41.DOI:
WANG Qian,WANG Peng-jun*,GONG Dao-hui.Ternary CNFET Pulsed D Flip-flop: Design[J].Journal of Ningbo University(Natural Science & Engineering Edition),2016,29(1):37-41.DOI:
| Title: | Ternary CNFET Pulsed D Flip-flop: Design |
| 作者: | 王 谦, 汪鹏君*, 龚道辉 |
| Author(s): | WANG Qian, WANG Peng-jun*, GONG Dao-hui |
| 关键词: | ternary logic; CNFET; pulsed D flip-flop; low power |
| Keywords: | ternary logic; CNFET; pulsed D flip-flop; low power |
| 分类号: | TN783 |
| 文献标识码: | A |
| 摘要: | （中文摘要详见PDF。） |
| Abstract: | Trigger is the core component in the sequential circuits. Based on exploring the pulsed sequential circuits and the multi-valued switch-signal theory, a design scheme for single-edge and double-edge ternary D flip-flops is proposed using Carbon Nanotubes Field Effect Transistor (CNFET), which features in high speed transmission and low power consumption. The circuit structure is simplified and the number of transistors needed is reduced by employing multi-valued switching operations. The scheme is simulated using HSPICE, and the results show that the designed ternary pulsed D flip-flop has correct logic function and low power consumption |
| 参考文献 /References: | [1].吴训威, 陈偕雄. 具有三轨输出的三值触发器及其在三值时序电路中的应用[J]. 中国科学, 1985(7):643- 654. [2].吴训威韦健. 时钟信号竞争型三值CMOS边沿触发器[J]. 电子学报2000, 28(9):126-127. [3].王耀. 碳纳米管场效应管及其应用电路的建模分析[D]. 国防科学技术大学2008. [4].DENG JIE, WONG H S P. A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application part I: Model of the intrinsic channel region[J]. IEEE Transactions on Electron Devices, 2012, 54(12):3186-3194. [5].戴燕云. 基于脉冲技术低功耗高性能触发器设计[D]. 浙江大学2009. [6].张小阳, 贾嵩, 王源, 等. 新型高速低功耗显式脉冲触发器电路设计[J]. 半导体学报, 2008, 29(10):2064- 2068. [7].张立彬, 姚茂群, 王彤. 高性能电流型CMOS显性脉冲触发器设计[J]. 浙江大学学报(理学版), 2013(4): 428-432. [8].BISWAS S, JAMEEL K M, HAQUE R, et al. A novel design and simulation of a compact and ultra fast CNTFET multi-valued inverter using HSPICE[C]//2012 14th International Conference on Modelling and Simulation, IEEE Computer Society. Cambridge: IEEE, 2012:671-677. [9].NAN H, CHOI K. Novel ternary logic design based on CNFET[C]//SoC Design Conference (ISOCC), 2010 International. Seoul: IEEE, 2010:115-118. [10].唐伟童, 汪鹏君, 郑雪松. 基于CNFET的低功耗三值门电路设计[J]. 宁波大学学报(理工版), 2014, 27(3): 43-49. [11].吴学祥, 沈继忠. 用于显性脉冲式触发器的新型低功耗脉冲信号发生器[J]. 浙江大学学报(理学版), 2012, (4):396-401. [12].杭国强. 低功耗三值双边沿触发器设计[J]. 电路与系统学报, 2007(4):15-19. |
| 备注/Memo: | 收稿日期: 2015?02?13. 宁波大学学报（理工版）网址: http://journallg.nbu.edu.cn/ 基金项目: 国家自然科学基金（ 61234002 ） ; 浙江省自然科学基金（ Z1111219 ） . 第一作者: 王谦（1990－）, 男, 江苏宿迁人, 在读硕士研究生, 主要研究方向: 逻辑电路和低功耗集成电路. E-mail: hellohaiqian@qq.com * 通信作者: 汪鹏君（ 1966 －） , 男 , 浙江奉化人 , 教授 , 主要研究方向 : 逻辑电路和低功耗集成电路 . E-mail: wangpengjun @nbu.edu.cn 宁波大学学报（理工版）网址：http://journallg.nbu.edu.cn/ |
